We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

TRB: Difference between revisions

From SnesLab
Jump to: navigation, search
(Cycle Penalties header)
(zero flag details)
Line 41: Line 41:


'''TRB''' (Test and Reset Bits) is a [[65c816]] instruction that tests and resets bits using the [[accumulator]].  For each set bit in the accumulator, the corresponding memory bit is cleared.
'''TRB''' (Test and Reset Bits) is a [[65c816]] instruction that tests and resets bits using the [[accumulator]].  For each set bit in the accumulator, the corresponding memory bit is cleared.
TRB performs a logical AND (conjunction) and the [[zero flag]] is set or cleared to reflect whether the conjunction is zero.


===== Cycle Penalties =====
===== Cycle Penalties =====

Revision as of 07:30, 10 December 2023

Basic Info
Addressing Mode Opcode Length Speed
Absolute 1C 3 bytes 6 cycles*
Direct Page 14 2 bytes 5 cycles*
Flags Affected
N V M X D I Z C
. . . . . . .

TRB (Test and Reset Bits) is a 65c816 instruction that tests and resets bits using the accumulator. For each set bit in the accumulator, the corresponding memory bit is cleared.

TRB performs a logical AND (conjunction) and the zero flag is set or cleared to reflect whether the conjunction is zero.

Cycle Penalties

See Also

External Links