We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

BIT: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: de n'd page number)
(→‎Cycle Penalties: linkify page)
Line 83: Line 83:
* BIT takes an extra cycle when the accumulator is 16 bits wide, in all [[addressing modes]]
* BIT takes an extra cycle when the accumulator is 16 bits wide, in all [[addressing modes]]
* In direct page addressing modes, BIT takes an extra cycle when the low byte of the [[direct page register]] is nonzero
* In direct page addressing modes, BIT takes an extra cycle when the low byte of the [[direct page register]] is nonzero
* In [[Absolute Indexed, X Addressing]], BIT takes an extra cycle when adding the index crosses a page boundary
* In [[Absolute Indexed, X Addressing]], BIT takes an extra cycle when adding the index crosses a [[page]] boundary


=== See Also ===
=== See Also ===

Revision as of 08:21, 15 July 2024

Basic Info
Addressing Mode Opcode Length Speed
Immediate 89 2/3 bytes 2 cycles*
Absolute 2C 3 bytes 4 cycles*
Direct Page 24 2 bytes 3 cycles*
Absolute Indexed by X 3C 3 bytes 4 cycles*
Direct Page Indexed by X 34 2 bytes 4 cycles*
Flags Affected
Addressing Mode N V M X D I Z C
Immediate . . . . . . .
other . . . . .

BIT is a 65x instruction that performs a logical AND operation between the accumulator and memory without storing the conjunction. If the conjunction is zero, the zero flag is set, otherwise it is cleared.

Except in immediate addressing, the most significant bit of the data located at the effective address is moved into the negative flag, and the second most significant bit of that data is moved into the overflow flag. BIT is often used right before a conditional branch instruction.

Syntax

BIT #const
BIT addr
BIT dp
BIT addr, X
BIT dp, X
Cycle Penalties

See Also

External Links