We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

CLR1 (SPC700): Difference between revisions

From SnesLab
Jump to: navigation, search
(created page)
 
(→‎External Links: more correct subparagraph terminology)
 
(22 intermediate revisions by the same user not shown)
Line 1: Line 1:
'''CLR1''' is an [[SPC700]] command that clears the [[direct page flag]].
{| class="wikitable" style="float:right;clear:right;width:40%"
!colspan="8"|Basic Info
|+
|'''Addressing Mode'''
|'''Opcode'''
|'''Length'''
|'''Speed'''
|+
|[[Direct Page Bit Addressing | Direct Page Bit]]
|12
|2 bytes
|4 cycles
|+
|[[Direct Page Bit Addressing | Direct Page Bit]]
|32
|2 bytes
|4 cycles
|+
|[[Direct Page Bit Addressing | Direct Page Bit]]
|52
|2 bytes
|4 cycles
|+
|[[Direct Page Bit Addressing | Direct Page Bit]]
|72
|2 bytes
|4 cycles
|+
|[[Direct Page Bit Addressing | Direct Page Bit]]
|92
|2 bytes
|4 cycles
|+
|[[Direct Page Bit Addressing | Direct Page Bit]]
|B2
|2 bytes
|4 cycles
|+
|[[Direct Page Bit Addressing | Direct Page Bit]]
|D2
|2 bytes
|4 cycles
|+
|[[Direct Page Bit Addressing | Direct Page Bit]]
|F2
|2 bytes
|4 cycles
|}
 
{| class="wikitable" style="float:right;clear:right;width:30%"
!colspan="8"|Flags Affected
|+
|[[Negative Flag|N]]
|[[Overflow Flag|V]]
|[[Direct Page Flag|P]]
|[[Break Flag|B]]
|[[Half-Carry Flag|H]]
|[[Interrupt Enable Flag|I]]
|[[Zero Flag|Z]]
|[[Carry Flag|C]]
|+
|.
|.
|.
|.
|.
|.
|.
|.
|}
 
'''CLR1''' is an [[SPC700]] command that clears a bit in a [[direct page]] byte.  The byte following the opcode determines which byte.  The most significant 3 bits of the opcode determines which bit within that byte.
 
=== See Also ===
* [[SET1]]
* [[TCLR1]]
* [[RMB]]
 
=== External Links ===
* Official Nintendo documentation on CLR1: Table C-18 in [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I]
* subparagraph 8.2.3.1 of [https://archive.org/details/SNESDevManual/book1/page/n186 page 3-8-8], lbid.
 


[[Category:ASM]]
[[Category:ASM]]
[[Category:SPC700]]
[[Category:SPC700]]
[[Category:Bit Operation Commands]]
[[Category:Bit Operation Commands]]
[[Category:Read-Modify-Write Instructions]]
[[Category:Two-byte Instructions]]

Latest revision as of 13:22, 29 December 2023

Basic Info
Addressing Mode Opcode Length Speed
Direct Page Bit 12 2 bytes 4 cycles
Direct Page Bit 32 2 bytes 4 cycles
Direct Page Bit 52 2 bytes 4 cycles
Direct Page Bit 72 2 bytes 4 cycles
Direct Page Bit 92 2 bytes 4 cycles
Direct Page Bit B2 2 bytes 4 cycles
Direct Page Bit D2 2 bytes 4 cycles
Direct Page Bit F2 2 bytes 4 cycles
Flags Affected
N V P B H I Z C
. . . . . . . .

CLR1 is an SPC700 command that clears a bit in a direct page byte. The byte following the opcode determines which byte. The most significant 3 bits of the opcode determines which bit within that byte.

See Also

External Links