We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

COP: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎See Also: enhancement chips)
(assemblers require signature byte)
Line 35: Line 35:
|}
|}


'''COP''' (Co-Processor) is a [[65c816]] instruction designed to run a co-processor command.  The byte following the opcode is called the [[Signature Byte]].  Signature bytes of 80h to FFh are reserved by the Western Design Center.  The state of the [[interrupt disable flag]] has no effect on the behavior of COP.
'''COP''' (Co-Processor) is a [[65c816]] instruction designed to run a co-processor command.  The byte following the opcode is called the [[Signature Byte]] and is required by assemblers.  Signature bytes of 80h to FFh are reserved by the Western Design Center.  The state of the [[interrupt disable flag]] has no effect on the behavior of COP.
 
COP triggers a software interrupt and control is routed to the COP handler.


=====Cycle Skipped =====
=====Cycle Skipped =====

Revision as of 13:00, 18 December 2023

Basic Info
Addressing Mode Opcode Length Speed
Stack 02 2 bytes 8 cycles*
Flags Affected
N V M X D I Z C
. . . . 0 1 . .

COP (Co-Processor) is a 65c816 instruction designed to run a co-processor command. The byte following the opcode is called the Signature Byte and is required by assemblers. Signature bytes of 80h to FFh are reserved by the Western Design Center. The state of the interrupt disable flag has no effect on the behavior of COP.

COP triggers a software interrupt and control is routed to the COP handler.

Cycle Skipped

See Also

External Links