We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
COP: Difference between revisions
From SnesLab
(→External Links: Labiak page number) |
(COP vector) |
||
| (4 intermediate revisions by the same user not shown) | |||
| Line 35: | Line 35: | ||
|} | |} | ||
'''COP''' (Co-Processor) is a [[65c816]] instruction designed to run a co-processor command. The byte following the opcode is called the [[Signature Byte]]. Signature bytes of 80h to FFh are reserved by the Western Design Center. The state of the [[interrupt disable flag]] has no effect on the behavior of COP. | '''COP''' (Co-Processor) is a [[65c816]] instruction designed to run a co-processor command. The byte following the opcode is called the [[Signature Byte]] and is required by assemblers. Signature bytes of 80h to FFh are reserved by the Western Design Center. The state of the [[interrupt disable flag]] has no effect on the behavior of COP. | ||
COP triggers a software interrupt and control is routed to the COP handler, whose address is stored in the COP vector at $FFF4. | |||
=====Cycle Skipped ===== | =====Cycle Skipped ===== | ||
| Line 43: | Line 45: | ||
* [[BRK]] | * [[BRK]] | ||
* [[WDM]] | * [[WDM]] | ||
* [[Enhancement Chips]] | |||
=== External Links === | === External Links === | ||
| Line 51: | Line 54: | ||
[[Category:ASM]] | [[Category:ASM]] | ||
[[Category:65c816 additions]] | [[Category:65c816 additions]] | ||
[[Category:Two-byte Instructions]] | |||
[[Category:Single Admode Mnemonics]] | |||
Latest revision as of 15:08, 18 December 2023
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Stack | 02 | 2 bytes | 8 cycles* | ||||
| Flags Affected | ||||||||
|---|---|---|---|---|---|---|---|---|
| N | V | M | X | D | I | Z | C | |
| . | . | . | . | 0 | 1 | . | . | |
COP (Co-Processor) is a 65c816 instruction designed to run a co-processor command. The byte following the opcode is called the Signature Byte and is required by assemblers. Signature bytes of 80h to FFh are reserved by the Western Design Center. The state of the interrupt disable flag has no effect on the behavior of COP.
COP triggers a software interrupt and control is routed to the COP handler, whose address is stored in the COP vector at $FFF4.
Cycle Skipped
- COP takes one fewer cycle in emulation mode as it doesn't need to push the program counter bank register to the stack.
See Also
External Links
- Eyes & Lichty page 447, on COP: https://archive.org/details/0893037893ProgrammingThe65816/page/n473
- Labiak page 135 on COP: https://archive.org/details/Programming_the_65816/page/n145
- snes9x implementation of COP: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2738