We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

Control Register

From SnesLab
Revision as of 03:48, 17 December 2023 by Jeffythedragonslayer (talk | contribs) (bits cleared upon reset)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The Control Register exists on the S-SMP and is 8 bits wide. It lives at 00F1h. Bits 0,1,2,4, and 5 are cleared upon reset.

See Also

Reference