We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
DSP Interface Register: Difference between revisions
From SnesLab
(reference header) |
(subregisters) |
||
| Line 1: | Line 1: | ||
The '''DSP Interface Register''' allows for the [[S-SMP]] to communicate with the [[S-DSP]]. It is 16 bits wide | The '''DSP Interface Register''' allows for the [[S-SMP]] to communicate with the [[S-DSP]]. It is 16 bits wide, consisting of two 8-bit subregisters: | ||
* 00F2h holds the target [[DSPRAM]] address | |||
* 00F3h holds the data byte 00F2h points to | |||
Its value is indeterminate upon reset. | Its value is indeterminate upon reset. | ||
Revision as of 02:46, 17 December 2023
The DSP Interface Register allows for the S-SMP to communicate with the S-DSP. It is 16 bits wide, consisting of two 8-bit subregisters:
- 00F2h holds the target DSPRAM address
- 00F3h holds the data byte 00F2h points to
Its value is indeterminate upon reset.
Reference
- page 3-6-1 of Book I of the official Super Nintendo development manual