We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

DSP Interface Register: Difference between revisions

From SnesLab
Jump to: navigation, search
(see also zp)
(→‎Reference: page 3-3-1)
 
(One intermediate revision by the same user not shown)
Line 1: Line 1:
The '''DSP Interface Register''' allows for the [[S-SMP]] to communicate with the [[S-DSP]].  It is 16 bits wide, consisting of two 8-bit subregisters:
The '''DSP Interface Register''' allows for the [[S-SMP]] to communicate with the [[S-DSP]]. This register is inside the S-DSP.<sup>[2]</sup> It is 16 bits wide, consisting of two 8-bit subregisters:


* 00F2h holds the target [[DSPRAM]] address
* 00F2h holds the target [[DSPRAM]] address
Line 10: Line 10:


=== Reference ===
=== Reference ===
* [https://archive.org/details/SNESDevManual/book1/page/n166%20page%203-6-1 page 3-6-1 of Book I] of the official Super Nintendo development manual
# [https://archive.org/details/SNESDevManual/book1/page/n166%20page%203-6-1 page 3-6-1 of Book I] of the official Super Nintendo development manual
# [https://archive.org/details/SNESDevManual/book1/page/n159 page 3-3-1 of Book I], lbid.


[[Category:Audio]]
[[Category:Audio]]
[[Category:Registers]]
[[Category:Registers]]

Latest revision as of 03:25, 17 December 2023

The DSP Interface Register allows for the S-SMP to communicate with the S-DSP. This register is inside the S-DSP.[2] It is 16 bits wide, consisting of two 8-bit subregisters:

  • 00F2h holds the target DSPRAM address
  • 00F3h holds the data byte 00F2h points to

Its value is indeterminate upon reset.

See Also

Reference

  1. page 3-6-1 of Book I of the official Super Nintendo development manual
  2. page 3-3-1 of Book I, lbid.