We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Megaboys Manual: Difference between revisions
From SnesLab
(→SFX03, Register (CPU): added some SFX03 pages) |
m (Jeffythedragonslayer moved page Megaboys Manual Quick Links to Megaboys Manual: shorter) |
||
| (5 intermediate revisions by the same user not shown) | |||
| Line 4: | Line 4: | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n1 Contents] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n1 Contents] | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n3 Introduction] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n3 Introduction] - page 2 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n5 OBJ (Object)] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n5 OBJ (Object)] - page 4 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n7 BG (Background)] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n7 BG (Background)] - page 6 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n9 Mosaic] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n9 Mosaic] - page 8 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n10 Rotation/Enlargement/Reduction (BG Mode 7)] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n10 Rotation/Enlargement/Reduction (BG Mode 7)] - page 9 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n12 Window (Window Mask)] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n12 Window (Window Mask)] - page 11 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n13 Main / Sub Screen] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n13 Main / Sub Screen] - page 12 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n14 Screen Addition / Subtraction] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n14 Screen Addition / Subtraction] - page 13 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n16 Color Constant Addition/Subtraction] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n16 Color Constant Addition/Subtraction] - page 15 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n17 Color Window] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n17 Color Window] - page 16 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n18 CG Direct Select] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n18 CG Direct Select] - page 17 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n19 H-Psuedo 512] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n19 H-Psuedo 512] - page 18 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n20 Complementary Multiplication (Signed Multiplication)] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n20 Complementary Multiplication (Signed Multiplication)] - page 19 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n21 H/V Counter Latch] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n21 H/V Counter Latch] - page 20 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n22 Offset Change] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n22 Offset Change] - page 21 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n23 Joy Controller] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n23 Joy Controller] - page 22 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n25 Programmable I/O Port] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n25 Programmable I/O Port] - page 24 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n26 Absolute Multiplication/Divide] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n26 Absolute Multiplication/Divide] - page 25 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n27 H/V Count Timer] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n27 H/V Count Timer] - page 26 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n28 DMA (Direct Memory Access)] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n28 DMA (Direct Memory Access)] - page 27 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n29 General Purpose DMA] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n29 General Purpose DMA] - page 28 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n31 H-DMA] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n31 H-DMA] - page 30 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n33 Interlace] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n33 Interlace] - page 33 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n34 H- 512 Mode (BG Mode 5 & 6)] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n34 H- 512 Mode (BG Mode 5 & 6)] - page 33 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n35 OBJ 33's Lines Over & Priority Order] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n35 OBJ 33's Lines Over & Priority Order] - page 34 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n37 CPU Clock & Address Map] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n37 CPU Clock & Address Map] - page 33 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n39 Hardware Configuration] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n39 Hardware Configuration] - page 38 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n41 System Flowchart] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n41 System Flowchart] - page 40 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n43 Programming Warnings] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n43 Programming Warnings] - page 43 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n44 Register Clear (Initial Settings)] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX01_SOFTWARE_MANUAL/page/n44 Register Clear (Initial Settings)] - page 44 | ||
==== [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/mode/2up SFX02, Register (PPU)] ==== | ==== [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/mode/2up SFX02, Register (PPU)] ==== | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n1 INIDISP / OBJSEL] - page 46 | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n1 INIDISP / OBJSEL] - page 46 | ||
| Line 55: | Line 56: | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n19 CGDATA / OPHCT / OPVCT] - page 64 | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n19 CGDATA / OPHCT / OPVCT] - page 64 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n20 STAT77 / STAT78] - page 65 | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n20 STAT77 / STAT78] - page 65 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n21 APUIO0 / APUIO1 / APUIO2 / APUIO3] | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n21 APUIO0 / APUIO1 / APUIO2 / APUIO3] - page 66 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n22 Appendix] - page | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n22 Appendix] - page 67 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n23 V-RAM] - page 68 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n24 Object Data to be Stored] - page 69 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n25 Object Data] - page 70 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n26 Object Display] - page 71 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n27 Object Mode] - page 72 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n28 Mosaic Screen] - page 73 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n29 Address Increment Value Set (The Order of Accessing)] - page 74 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n30 BG SC Data (Mode 0~6)] - page 75 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n31 BG SC Data (Mode 7)] - page 76 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n32 CHR Data Construction] - page 77 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n33 Offset Change Mode] - page 78 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n34 BG Screen] - page 79 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n35 Operation (Rotation/Enlargement/Reduction)] - page 80 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n36 CG-RAM] - page 81 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n37 Window] - page 82 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n38 BG & OBJ Priority] - page 83 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n39 Screen] - page 84 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n40 BG Screen] - page 85 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX02_REGISTER%28PPU%29/page/n41 BG Screen] - page 86 | |||
==== [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/mode/2up SFX03, Register (CPU)] ==== | ==== [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/mode/2up SFX03, Register (CPU)] ==== | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n1 NMITIMEN / WRIO] - page 88 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n2 WRMPYA / WRMPYB / WRDIVL / WRDIVH / WRDIVB] - page 89 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n3 HTIMEL / HTIMEH / VTIMEL / VTIMEH] - page 90 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n4 MDAEN / HDMAEN] - page 91 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n5 MEMSEL] - page 91a | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n6 RDNMI / TIMEUP] - page 92 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n7 HVBJOY / RDIO] - page 93 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n8 RDDIVL / RDDIVH / RDMPYL / RDMPYH] - page 94 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n9 JOY1L / JOY1H / JOY2L / JOY2H / JOY3L / JOY3H / JOY4L / JOY4H] - page 95 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n10 Parameter for Data Transfer] - page 96 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n11 B-Bus Address for DMA / Table Address of A-Bus for DMA] - page 97 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n12 Data Address Store By H-DMA] - page 98 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n13 Table Address of A-Bus By DMA / The Number of Line to be Transferred By H-DMA] - page 99 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER | * [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n14 Appendix] - page 100 | ||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n15 General Purpose DMA / H-DMA] - page 101 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n16 H-DMA] - page 102 | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n17 Detect Beginning of V-Blank] - page 102a | |||
* [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX03_REGISTER%28CPU%29/page/n19 Summary of Registers] - page 103 | |||
==== [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX_SUMMARY_OF_REGISTERS Summary of Registers] ==== | ==== [https://archive.org/details/SFX01SOFTWAREMANUAL/SFX_SUMMARY_OF_REGISTERS Summary of Registers] ==== | ||
[[Category:Books]] | [[Category:Books]] | ||
Latest revision as of 21:05, 28 May 2023
The Super Famicom documentation, scanned by Optiroc of Megaboys.
SFX01, Software Manual
- Contents
- Introduction - page 2
- OBJ (Object) - page 4
- BG (Background) - page 6
- Mosaic - page 8
- Rotation/Enlargement/Reduction (BG Mode 7) - page 9
- Window (Window Mask) - page 11
- Main / Sub Screen - page 12
- Screen Addition / Subtraction - page 13
- Color Constant Addition/Subtraction - page 15
- Color Window - page 16
- CG Direct Select - page 17
- H-Psuedo 512 - page 18
- Complementary Multiplication (Signed Multiplication) - page 19
- H/V Counter Latch - page 20
- Offset Change - page 21
- Joy Controller - page 22
- Programmable I/O Port - page 24
- Absolute Multiplication/Divide - page 25
- H/V Count Timer - page 26
- DMA (Direct Memory Access) - page 27
- General Purpose DMA - page 28
- H-DMA - page 30
- Interlace - page 33
- H- 512 Mode (BG Mode 5 & 6) - page 33
- OBJ 33's Lines Over & Priority Order - page 34
- CPU Clock & Address Map - page 33
- Hardware Configuration - page 38
- System Flowchart - page 40
- Programming Warnings - page 43
- Register Clear (Initial Settings) - page 44
SFX02, Register (PPU)
- INIDISP / OBJSEL - page 46
- OAMADDL / OAMADDH / OAM DATA - page 47
- BGMODE / MOSAIC - page 48
- BG1SC / BG2SC / BG3SC / BG4SC - page 49
- BG12NBA / BG34NBA / BG1HOFS BG1VOFS - page 50
- BG2HOFS / BG2VOFS / BG3HOFS / BG3VOFS / BG4HOFS / BG3VOFS / VMAINC - page 51
- VMADDL / VMADDH / VMDATAL / VMDATAH - page 52
- M7SEL - page 53
- M7A / M7B / M7C / M7D / M7X / M7Y - page 54
- CGADD / CGDATA - page 55
- W12SEL / W34SEL / WOBJSEL / WH0 / WH1 / WH2 / WH3 - page 56
- WBLOG / WOBJLOG - page 57
- TM / TS - page 58
- TMW / TSW - page 59
- CGWSEL / CGADSUB - page 60
- COLDATA / SETINI - page 61
- MPYL / MPYM / PYH / SLHV - page 62
- OAMDATA / VMDATAL / VMDATAH - page 63
- CGDATA / OPHCT / OPVCT - page 64
- STAT77 / STAT78 - page 65
- APUIO0 / APUIO1 / APUIO2 / APUIO3 - page 66
- Appendix - page 67
- V-RAM - page 68
- Object Data to be Stored - page 69
- Object Data - page 70
- Object Display - page 71
- Object Mode - page 72
- Mosaic Screen - page 73
- Address Increment Value Set (The Order of Accessing) - page 74
- BG SC Data (Mode 0~6) - page 75
- BG SC Data (Mode 7) - page 76
- CHR Data Construction - page 77
- Offset Change Mode - page 78
- BG Screen - page 79
- Operation (Rotation/Enlargement/Reduction) - page 80
- CG-RAM - page 81
- Window - page 82
- BG & OBJ Priority - page 83
- Screen - page 84
- BG Screen - page 85
- BG Screen - page 86
SFX03, Register (CPU)
- NMITIMEN / WRIO - page 88
- WRMPYA / WRMPYB / WRDIVL / WRDIVH / WRDIVB - page 89
- HTIMEL / HTIMEH / VTIMEL / VTIMEH - page 90
- MDAEN / HDMAEN - page 91
- MEMSEL - page 91a
- RDNMI / TIMEUP - page 92
- HVBJOY / RDIO - page 93
- RDDIVL / RDDIVH / RDMPYL / RDMPYH - page 94
- JOY1L / JOY1H / JOY2L / JOY2H / JOY3L / JOY3H / JOY4L / JOY4H - page 95
- Parameter for Data Transfer - page 96
- B-Bus Address for DMA / Table Address of A-Bus for DMA - page 97
- Data Address Store By H-DMA - page 98
- Table Address of A-Bus By DMA / The Number of Line to be Transferred By H-DMA - page 99
- Appendix - page 100
- General Purpose DMA / H-DMA - page 101
- H-DMA - page 102
- Detect Beginning of V-Blank - page 102a
- Summary of Registers - page 103