We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
NOT1 (SPC700): Difference between revisions
From SnesLab
(3 byte Instructions) |
(→External Links: applicable memory location) |
||
| Line 45: | Line 45: | ||
=== External Links === | === External Links === | ||
* Official Nintendo documentation on NOT1: Table C-18 in [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I] | * Official Nintendo documentation on NOT1: Table C-18 in [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I] | ||
* https://archive.org/details/SNESDevManual/book1/page/n186 | |||
[[Category:ASM]] | [[Category:ASM]] | ||
Revision as of 05:16, 18 December 2023
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| 13-bit Absolute | EA | 3 byte | 5 cycles | ||||
| Flags Affected | |||||||
|---|---|---|---|---|---|---|---|
| N | V | P | B | H | I | Z | C |
| . | . | . | . | . | . | . | . |
NOT1 is an SPC700 instruction that performs a complement of a bit. The low 13 bits of the operand specify an absolute address. The high 3 bits of the operand specify which bit at that absolute address.
See Also
External Links
- Official Nintendo documentation on NOT1: Table C-18 in Appendix C-9 of Book I
- https://archive.org/details/SNESDevManual/book1/page/n186