We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

ORA

From SnesLab
Revision as of 00:03, 20 November 2023 by Jeffythedragonslayer (talk | contribs) (additional cycles)
Jump to: navigation, search
Basic Info
Addressing Mode Opcode Length Speed
immediate 09 2 bytes 2 cycles*
absolute 0D 3 bytes 4 cycles*
absolute long 0F 4 bytes 5 cycles*
direct page 05 2 bytes 3 cycles*
direct page indirect 12 2 bytes 5 cycles*
direct page indirect long 07 2 bytes 6 cycles*
absolute indexed by X 1D 3 bytes 4 cycles*
absolute long indexed by X 1F 4 bytes 5 cycles*
absolute indexed by Y 19 3 bytes 4 cycles*
direct page indexed by X 15 2 bytes 4 cycles*
direct page indexed indirect by X 01 2 bytes 6 cycles*
direct page indirect indexed by Y 11 2 bytes 5 cycles*
direct page indirect long indexed by Y 17 2 bytes 6 cycles*
stack relative 03 2 bytes 4 cycles*
stack relative indirect indexed by Y 13 2 bytes 7 cycles*
Flags Affected
N V M X D I Z C
. . . . . .

ORA is a 65x instruction that performs a logical OR. In all addressing modes, ORA takes one extra cycle when the accumulator is 16 bits wide.

See Also

External Links