We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
PLX: Difference between revisions
From SnesLab
(→External Links: Labiak page number) |
|||
| Line 53: | Line 53: | ||
[[Category:65c02 additions]] | [[Category:65c02 additions]] | ||
[[Category:Pull Instructions]] | [[Category:Pull Instructions]] | ||
[[Category:One-byte Instructions]] | |||
Revision as of 06:29, 28 November 2023
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Stack (Pull) | FA | 1 byte | 4 cycles* | ||||
| Flags Affected | ||||||||
|---|---|---|---|---|---|---|---|---|
| N | V | M | X | D | I | Z | C | |
| . | . | . | . | . | . | |||
PLX (PulL X) is a 65x instruction that pulls the value at the top of the stack into the X index register.
Cycle Penalty
- PLX takes one additional cycle if the index registers are 16 bits wide.
See Also
External Links
- Eyes & Lichty page 487, on PLX: https://archive.org/details/0893037893ProgrammingThe65816/page/n513
- Labiak page 171 on PLX: https://archive.org/details/Programming_the_65816/page/n181
- snes9x implementation of PLX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2156