We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

SEC: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: Carr page)
 
(2 intermediate revisions by the same user not shown)
Line 45: Line 45:
* [[Eyes & Lichty]] page 499, on SEC: https://archive.org/details/0893037893ProgrammingThe65816/page/n525
* [[Eyes & Lichty]] page 499, on SEC: https://archive.org/details/0893037893ProgrammingThe65816/page/n525
* [[Labiak]] page 180 on SEC: https://archive.org/details/Programming_the_65816/page/n190
* [[Labiak]] page 180 on SEC: https://archive.org/details/Programming_the_65816/page/n190
* [[MCS6500 Manual]] page on SEC: https://archive.org/details/mos_microcomputers_programming_manual/page/n39
* [[MCS6500 Manual]] page 24 on SEC: https://archive.org/details/mos_microcomputers_programming_manual/page/n39
* [[Carr]] page 272 on SEC: https://archive.org/details/6502UsersManual/page/n285
* [[Carr]] page 272 on SEC: https://archive.org/details/6502UsersManual/page/n285
* [[Leventhal]] page 3-93 on SEC: https://archive.org/details/6502-assembly-language-programming/page/n142
* [[Leventhal]] page 3-93 on SEC: https://archive.org/details/6502-assembly-language-programming/page/n142
Line 53: Line 53:
[[Category:Inherited from 6502]]
[[Category:Inherited from 6502]]
[[Category:One-byte Instructions]]
[[Category:One-byte Instructions]]
[[Category:Implied Instructions]]
[[Category:Two-cycle Instructions]]

Latest revision as of 11:42, 14 December 2023

Basic Info
Addressing Mode Opcode Length Speed
Implied (type 2) 38 1 byte 2 cycles
Flags Affected
N V M X D I Z C
. . . . . . . 1

SEC is a 65x instruction that sets the carry flag.

Similar to doing a CLC before an ADC, it is recommended to run SEC (or otherwise make sure the carry flag is set) before running a SBC so that the difference is correct.

See Also

External Links