We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

STP: Difference between revisions

From SnesLab
Jump to: navigation, search
(3 cycle Instructions)
 
(One intermediate revision by the same user not shown)
Line 37: Line 37:
'''STP''' (SToP-the-clock)<sup>[1]</sup> is an instruction that halts the [[65c816]], putting it into a low power state until it is reset.  The [[PHI2]] clock is held high.
'''STP''' (SToP-the-clock)<sup>[1]</sup> is an instruction that halts the [[65c816]], putting it into a low power state until it is reset.  The [[PHI2]] clock is held high.


[[Category: ASM]]
[[Category:ASM]]
[[Category:65c02 additions]]
[[Category:65c02 additions]]
[[Category:One-byte Instructions]]
[[Category:One-byte Instructions]]
[[Category:Control Instructions]]
[[Category:Control Instructions]]
[[Category:Implied Instructions]]
[[Category:Three-cycle Instructions]]


=== See Also ===
=== See Also ===

Latest revision as of 12:14, 14 December 2023

Basic Info
Addressing Mode Opcode Length Speed
Implied (type 3) DB 1 byte 3 cycles
Flags Affected
N V M X D I Z C
. . . . . . . .

STP (SToP-the-clock)[1] is an instruction that halts the 65c816, putting it into a low power state until it is reset. The PHI2 clock is held high.

See Also

External Links

References

  1. Although "Stop The Processor" fits, all the letters in this mnemonic are from the word "stop." See row 58 of Table 5-1, "Instruction Set Table" on Page 21 of the official 65c02 datasheet: https://www.westerndesigncenter.com/wdc/documentation/w65c02s.pdf