We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

Template:8bit-reg

From SnesLab
Revision as of 14:07, 19 May 2019 by Vitor Vilela (talk | contribs) (Testing a possible dynamic table system for registers. TO DO.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
D7 D6 D5 D4 D3 D2 D1 D0 Register
SA-1
CPU
IRQ
SA-1
CPU
RDY B
SA-1
CPU
RESB
SA-1
CPU
NMI
SMEG3 SMEG2 SMEG1 SMEG0 $2200