We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
fullsnes: Difference between revisions
From SnesLab
(added errata) |
(TnOUT reset to 0) |
||
| Line 3: | Line 3: | ||
=== Errata === | === Errata === | ||
* In https://problemkaputt.de/fullsnes.htm#snescartridgecicnotes, the formula for the [[Polynomial Counter]] is missing an inversion in the second term. | * In https://problemkaputt.de/fullsnes.htm#snescartridgecicnotes, the formula for the [[Polynomial Counter]] is missing an inversion in the second term. | ||
* In https://problemkaputt.de/fullsnes.htm#snesapuspc700ioports, it could be clearer that bits 0-3 of TnOUT are reset to 0 automatically by hardware after reading - it is not the programmer's responsibility to zero them after reading. [1] | |||
=== External Links === | === External Links === | ||
* https://problemkaputt.de/fullsnes.htm | * https://problemkaputt.de/fullsnes.htm | ||
=== References === | |||
* [1] Page 3-5-2 (NCL PG 11) of Book I of the official Nintendo documentation: "When CN is read, the 4-bit up counter alone is cleared through IC internal timing" | |||
Revision as of 06:15, 13 May 2023
Fullsnes is a large hardware reference for the SNES created by nocash.
Errata
- In https://problemkaputt.de/fullsnes.htm#snescartridgecicnotes, the formula for the Polynomial Counter is missing an inversion in the second term.
- In https://problemkaputt.de/fullsnes.htm#snesapuspc700ioports, it could be clearer that bits 0-3 of TnOUT are reset to 0 automatically by hardware after reading - it is not the programmer's responsibility to zero them after reading. [1]
External Links
References
- [1] Page 3-5-2 (NCL PG 11) of Book I of the official Nintendo documentation: "When CN is read, the 4-bit up counter alone is cleared through IC internal timing"