We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

BIT: Difference between revisions

From SnesLab
Jump to: navigation, search
(added cycle penalties)
(added more flags affected)
Line 36: Line 36:
!colspan="9"|Flags Affected
!colspan="9"|Flags Affected
|+
|+
|Addressing Mode
|N
|N
|V
|V
Line 45: Line 46:
|C
|C
|+
|+
|[[Immediate]]
|.
|.
|.
|.
|.
|.
|
|.
|+
|other
|
|
|
|

Revision as of 04:29, 24 November 2023

Basic Info
Addressing Mode Opcode Length Speed
Immediate 89 2 bytes* 2 cycles*
Absolute 2C 3 bytes 4 cycles*
Direct Page 24 2 bytes 3 cycles*
absolute indexed X 3C 3 bytes 4 cycles*
direct page indexed X 34 2 bytes 4 cycles*
Flags Affected
Addressing Mode N V M X D I Z C
Immediate . . . . . . .
other . . . . .

BIT is a 65x instruction that performs a logical AND operation between the accumulator and memory without storing the conjunction.

Cycle Penalties

External Links