We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

DSP Interface Register: Difference between revisions

From SnesLab
Jump to: navigation, search
(subregisters)
(see also zp)
Line 5: Line 5:


Its value is indeterminate upon reset.
Its value is indeterminate upon reset.
=== See Also ===
* [[Zero Page]]


=== Reference ===
=== Reference ===
* [https://archive.org/details/SNESDevManual/book1/page/n166%20page%203-6-1 page 3-6-1 of Book I] of the official Super Nintendo development manual
* [https://archive.org/details/SNESDevManual/book1/page/n166%20page%203-6-1 page 3-6-1 of Book I] of the official Super Nintendo development manual


[[Category:Audio]]
[[Category:Audio]]
[[Category:Registers]]
[[Category:Registers]]

Revision as of 02:54, 17 December 2023

The DSP Interface Register allows for the S-SMP to communicate with the S-DSP. It is 16 bits wide, consisting of two 8-bit subregisters:

  • 00F2h holds the target DSPRAM address
  • 00F3h holds the data byte 00F2h points to

Its value is indeterminate upon reset.

See Also

Reference