We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
FastROM: Difference between revisions
From SnesLab
(superscripted) |
(6 CPU cycles per master clock cycle) |
||
| Line 1: | Line 1: | ||
'''FastROM''' is 3.58 MHz. It is about 33% faster than [[SlowROM]]. FastROM is a property of the ROM chip itself and not the board it is soldered onto.<sup>[2]</sup> | '''FastROM''' is 3.58 MHz. It is about 33% faster than [[SlowROM]]. FastROM is a property of the ROM chip itself and not the board it is soldered onto.<sup>[2]</sup> When the [[5A22]] is operating at fastROM, there are 6 CPU cycles per [[master clock]] cycle. | ||
FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.<sup>[1]</sup> | FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.<sup>[1]</sup> | ||
Revision as of 14:58, 28 June 2024
FastROM is 3.58 MHz. It is about 33% faster than SlowROM. FastROM is a property of the ROM chip itself and not the board it is soldered onto.[2] When the 5A22 is operating at fastROM, there are 6 CPU cycles per master clock cycle.
FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.[1]
See Also
External Links
- https://gbatemp.net/threads/romhacker-kandowontu-converts-more-than-80-snes-titles-into-fastrom-improving-their-performance.629133
- "High Speed Required?" checkbox on page 1-2-9 of Book I of the official Super Nintendo development manual
References
- Near, https://forums.nesdev.org/viewtopic.php?t=9585
- Bregalad, lbid.