We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
SEX (Super FX): Difference between revisions
From SnesLab
(of the 3 types of implied 1 is the closest) |
(→See Also: HIB, MERGE) |
||
Line 43: | Line 43: | ||
=== See Also === | === See Also === | ||
* [[LOB]] | * [[LOB]] | ||
* [[HIB]] | |||
* [[MERGE]] | |||
=== External Links === | === External Links === |
Revision as of 19:44, 2 July 2024
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | ROM Speed | RAM Speed | Cache Speed | ||
Implied (type 1) | 95 | 1 byte | 3 cycles | 3 cycles | 1 cycle |
Flags Affected | ||||||||
---|---|---|---|---|---|---|---|---|
B | ALT1 | ALT2 | O/V | S | CY | Z | ||
0 | 0 | 0 | . | . |
SEX is a Super FX instruction that performs a sign extension of an 8-bit value. Bit 7 (the sign of the lower 8 bits) of the source register is copied into all the bits in the high byte of the destination register. The low byte of the source register is copied directly into the low byte of the destination register.
See Also
External Links
- Official Nintendo documentation on SEX: paragraph 9.80 on page 2-9-110 of Book II
- example: page 2-9-111, lbid.