We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
ROR (Super FX): Difference between revisions
From SnesLab
(subscripted) |
|||
| Line 58: | Line 58: | ||
[[Category:ASM]] | [[Category:ASM]] | ||
[[Category:Shift Instructions]] | [[Category:Shift Instructions]] | ||
[[Category:Expects Sreg/Dreg Prearranged]] | |||
Revision as of 18:13, 9 July 2024
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | ROM Speed | RAM Speed | Cache Speed | ||
| Implied (type 1) | 97 | 1 byte | 3 cycles | 3 cycles | 1 cycle | ||
| Flags Affected | ||||||||
|---|---|---|---|---|---|---|---|---|
| B | ALT1 | ALT2 | O/V | S | CY | Z | ||
| 0 | 0 | 0 | . | |||||
ROR (Rotate Right) is a Super FX instruction that rotates the source register and carry flag one bit to the right into the destination register. Bit 0 of Sreg is shifted into the carry flag.
Syntax
ROR
See Also
External Links
- Official Nintendo documentation on ROR: 9.76 on page 2-9-105 of Book II
- example: page 2-9-106, lbid.