We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
ROR (Super FX): Difference between revisions
From SnesLab
(Z) |
(17 bits) |
||
Line 37: | Line 37: | ||
|} | |} | ||
'''ROR''' (Rotate Right) is a [[Super FX]] instruction that rotates the [[source register]] and [[CY|carry flag]] one bit to the right into the [[destination register]]. Bit 0 of S<sub>reg</sub> is shifted into the carry flag. | '''ROR''' (Rotate Right) is a [[Super FX]] instruction that rotates the [[source register]] and [[CY|carry flag]] one bit to the right into the [[destination register]]. Bit 0 of S<sub>reg</sub> is shifted into the carry flag. A total of 17 bits participate in the rotation. | ||
The source and destination registers should be specified in advance using [[WITH]], [[FROM]], or [[TO]]. Otherwise, R<sub>0</sub> serves as the default. | The source and destination registers should be specified in advance using [[WITH]], [[FROM]], or [[TO]]. Otherwise, R<sub>0</sub> serves as the default. |
Revision as of 20:54, 12 July 2024
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | ROM Speed | RAM Speed | Cache Speed | ||
Implied (type 1) | 97 | 1 byte | 3 cycles | 3 cycles | 1 cycle |
Flags Affected | ||||||||
---|---|---|---|---|---|---|---|---|
B | ALT1 | ALT2 | O/V | S | CY | Z | ||
0 | 0 | 0 | . |
ROR (Rotate Right) is a Super FX instruction that rotates the source register and carry flag one bit to the right into the destination register. Bit 0 of Sreg is shifted into the carry flag. A total of 17 bits participate in the rotation.
The source and destination registers should be specified in advance using WITH, FROM, or TO. Otherwise, R0 serves as the default.
Syntax
ROR
Example
Let:
Sreg : R10 Dreg : R12 CY = 1 R10 = 1d4bh (0001 1101 0100 1011b)
After executing ROR:
CY = 1 R12 = 8ea5h (1000 1110 1010 0101b)
See Also
External Links
- Official Nintendo documentation on ROR: 9.76 on page 2-9-105 of Book II
- example: page 2-9-106, lbid.