We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

STW (Super FX): Difference between revisions

From SnesLab
Jump to: navigation, search
(created page)
 
 
(29 intermediate revisions by the same user not shown)
Line 1: Line 1:
'''STW''' is a [[Super FX]] instruction that stores a value to the [[Game Pak]].
{| class="wikitable" style="float:right;clear:right;width:50%"
!colspan="8"|Basic Info
|+
|'''Addressing Mode'''
|'''Opcode'''
|'''Length'''
|'''ROM Speed'''
|'''RAM Speed'''
|'''Cache Speed'''
|+
|[[Implied Indirect]]
|3m
|1 byte
|3 to 8 cycles
|7 to 11 cycles
|1 to 6 cycles
|}
 
{| class="wikitable" style="float:right;clear:right;width:30%"
!colspan="9"|Flags Affected
|+
|[[B Flag|B]]
|[[ALT1]]
|[[ALT2]]
|[[O/V]]
|[[Sign Flag|S]]
|[[CY]]
|[[Zero Flag|Z]]
|+
|0
|0
|0
|.
|.
|.
|.
|}
 
'''STW''' (Store Word) is a [[Super FX]] instruction that stores the value of the [[source register]] to the [[Game Pak]]. The bank must be specified with [[RAMB]].
 
The exact number of cycles varies because STW utilizes the [[RAM buffer]].
 
The operand may be any register from R<sub>0</sub> to R<sub>11</sub>.
 
The source register should be specified in advance using [[WITH]] or [[FROM]].  Otherwise, R<sub>0</sub> serves as the default.
 
The [[ALT0]] state is restored.
 
==== Syntax ====
<pre>
STW (Rm)
</pre>
 
==== Example ====
Let:
S<sub>reg</sub> : R<sub>10</sub>
R<sub>10</sub> = 9326h
R<sub>2</sub> : 5872h
RAMBR = 70h
After STW (R<sub>2</sub>) is executed:
(70:5872h) = 26h
(70:5873h) = 93h
 
=== See Also ===
* [[STB]]
* [[LDW]]
 
=== External Links ===
* Official Super Nintendo development manual on STW: 9.85 on [https://archive.org/details/SNESDevManual/book2/page/n273 page 2-9-117 of Book II]


[[Category:ASM]]
[[Category:ASM]]
[[Category:Enhancement Chips]]
[[Category:Super FX]]
[[Category:Data Transfer Instructions]]
[[Category:Expects Sreg/Dreg Prearranged]]

Latest revision as of 05:20, 16 July 2024

Basic Info
Addressing Mode Opcode Length ROM Speed RAM Speed Cache Speed
Implied Indirect 3m 1 byte 3 to 8 cycles 7 to 11 cycles 1 to 6 cycles
Flags Affected
B ALT1 ALT2 O/V S CY Z
0 0 0 . . . .

STW (Store Word) is a Super FX instruction that stores the value of the source register to the Game Pak. The bank must be specified with RAMB.

The exact number of cycles varies because STW utilizes the RAM buffer.

The operand may be any register from R0 to R11.

The source register should be specified in advance using WITH or FROM. Otherwise, R0 serves as the default.

The ALT0 state is restored.

Syntax

STW (Rm)

Example

Let:

Sreg : R10
R10 = 9326h
R2 : 5872h
RAMBR = 70h

After STW (R2) is executed:

(70:5872h) = 26h
(70:5873h) = 93h

See Also

External Links