We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

LOB (Super FX): Difference between revisions

From SnesLab
Jump to: navigation, search
(implied admode)
(made flags affected more prominent)
 
(9 intermediate revisions by the same user not shown)
Line 9: Line 9:
|'''Cache Speed'''
|'''Cache Speed'''
|+
|+
|[[Implied]]
|[[Implied]] (type 1)
|9E
|9E
|1 byte
|1 byte
Line 26: Line 26:
|[[Sign Flag|S]]
|[[Sign Flag|S]]
|[[CY]]
|[[CY]]
|Z
|[[Zero Flag|Z]]
|+
|+
|0
|0
Line 32: Line 32:
|0
|0
|.
|.
|
|S
|.
|.
|
|Z
|}
|}


'''LOB''' (Low Byte) is a [[Super FX]] instruction that moves the low byte of the [[source register]] into the low byte of the [[destination register]].  The high byte of the destination register is zeroed.
'''LOB''' (Low Byte) is a [[Super FX]] instruction that moves the low byte of the [[source register]] into the low byte of the [[destination register]].  The high byte of the destination register is zeroed.
The [[ALT0]] state is restored.
The source and destination registers should be specified in advance using [[WITH]], [[FROM]], or [[TO]].  Otherwise, R<sub>0</sub> serves as the default.
==== Syntax ====
<pre>
LOB
</pre>
==== Example ====
Let:
S<sub>reg</sub> : R<sub>10</sub>
D<sub>reg</sub> : R<sub>12</sub>
R<sub>10</sub> = fb23h
After executing LOB:
R<sub>12</sub> = 0023h


[[File:gsu_lob.png]]
[[File:gsu_lob.png]]
Line 44: Line 61:
* [[HIB]]
* [[HIB]]
* [[SEX]]
* [[SEX]]
* [[MERGE]]
* [[COLOR]]


=== External Links ===
=== External Links ===
Line 55: Line 74:
[[Category:Byte Transfer Instructions]]
[[Category:Byte Transfer Instructions]]
[[Category:One-byte Instructions]]
[[Category:One-byte Instructions]]
[[Category:Expects Sreg/Dreg Prearranged]]

Latest revision as of 19:27, 30 July 2024

Basic Info
Addressing Mode Opcode Length ROM Speed RAM Speed Cache Speed
Implied (type 1) 9E 1 byte 3 cycles 3 cycles 1 cycle
Flags Affected
B ALT1 ALT2 O/V S CY Z
0 0 0 . S . Z

LOB (Low Byte) is a Super FX instruction that moves the low byte of the source register into the low byte of the destination register. The high byte of the destination register is zeroed.

The ALT0 state is restored.

The source and destination registers should be specified in advance using WITH, FROM, or TO. Otherwise, R0 serves as the default.

Syntax

LOB

Example

Let:

Sreg : R10
Dreg : R12
R10 = fb23h

After executing LOB:

R12 = 0023h

gsu lob.png

See Also

External Links