We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Control Register: Difference between revisions
From SnesLab
(shorten description) |
(SPC700 category) |
||
Line 10: | Line 10: | ||
[[Category:Registers]] | [[Category:Registers]] | ||
[[Category:Audio]] | [[Category:Audio]] | ||
[[Category:SPC700]] |
Revision as of 23:59, 14 August 2024
The Control Register is 8 bits wide on the S-SMP and lives at 00F1h. Bits 0 to 5 are cleared upon reset.
See Also
Reference
- page 3-4-1 of Book II of the official Super Nintendo development manual