We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Left Right Clock: Difference between revisions
From SnesLab
(pin connectivity) |
(schematic) |
||
| Line 1: | Line 1: | ||
The '''Left Right Clock''' controls stereo processing. The rising and falling edges of this clock tell when one channel begins and the other stops. It is connected to pin 13 of the 16-bit stereo DAC and pin 43 of the Sony S-DSP sound chip. | The '''Left Right Clock''' controls stereo processing. The rising and falling edges of this clock tell when one channel begins and the other stops. It is connected to pin 13 of the 16-bit stereo DAC and pin 43 of the Sony S-DSP sound chip. | ||
[[File:lrck schematic.png|thumb|The left right clock is in region C4 of the jwdonal schematic]] | |||
References | References | ||
* https://forums.nesdev.org/viewtopic.php?p=285045#p285045 | * https://forums.nesdev.org/viewtopic.php?p=285045#p285045 | ||
Revision as of 05:53, 25 April 2023
The Left Right Clock controls stereo processing. The rising and falling edges of this clock tell when one channel begins and the other stops. It is connected to pin 13 of the 16-bit stereo DAC and pin 43 of the Sony S-DSP sound chip.
References