We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
OR1 (SPC700): Difference between revisions
From SnesLab
(created page) |
(added tables) |
||
| Line 1: | Line 1: | ||
'''OR1''' is an [[SPC700]] instruction that performs a logical or | '''OR1''' is an [[SPC700]] instruction that performs a logical or between a memory bit and the [[carry flag]], then stores the disjunction in the carry flag. | ||
{| class="wikitable" style="float:right;clear:right;width:30%" | {| class="wikitable" style="float:right;clear:right;width:30%" | ||
| Line 10: | Line 10: | ||
|+ | |+ | ||
| | | | ||
|0A | |||
|3 bytes | |||
|5 cycles | |||
|+ | |||
| | | | ||
| | |2A | ||
| | |3 bytes | ||
|5 cycles | |||
|} | |} | ||
| Line 39: | Line 44: | ||
=== See Also === | === See Also === | ||
* [[AND1]] | * [[AND1]] | ||
* [[EOR1]] | |||
[[Category:ASM]] | [[Category:ASM]] | ||
[[Category:SPC700]] | [[Category:SPC700]] | ||
Revision as of 05:01, 7 May 2023
OR1 is an SPC700 instruction that performs a logical or between a memory bit and the carry flag, then stores the disjunction in the carry flag.
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| 0A | 3 bytes | 5 cycles | |||||
| 2A | 3 bytes | 5 cycles | |||||
| Flags Clobbered | |||||||
|---|---|---|---|---|---|---|---|
| N | V | P | B | H | I | Z | C |
| . | . | . | . | . | . | . | |