We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Instruction Controller: Difference between revisions
From SnesLab
(there are six functional blocks in the GSU not nine) |
(what it's connected to) |
||
| Line 1: | Line 1: | ||
The '''Instruction Controller''' is one of the six components of the [[Super FX]]. | The '''Instruction Controller''' is one of the six components of the [[Super FX]]. | ||
It contains the cache pipeline decoder. | It contains the cache pipeline decoder. It receives input from: | ||
* the [[Game Pak RAM Controller]] | |||
* the [[Game Pak ROM Controller]] | |||
* the [[SNES CPU Interface]] (which it also outputs to) | |||
=== References === | |||
* [https://archive.org/details/SNESDevManual/book2/page/n95 Figure 2-2-1 "GSU Functional Block Diagram" on page 2-2-1] of the official Super Nintendo development manual | |||
[[Category:Super FX]] | [[Category:Super FX]] | ||
Revision as of 23:51, 5 July 2023
The Instruction Controller is one of the six components of the Super FX.
It contains the cache pipeline decoder. It receives input from:
- the Game Pak RAM Controller
- the Game Pak ROM Controller
- the SNES CPU Interface (which it also outputs to)
References
- Figure 2-2-1 "GSU Functional Block Diagram" on page 2-2-1 of the official Super Nintendo development manual