We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Non-Maskable Interrupt: Difference between revisions
From SnesLab
m (Jeffythedragonslayer moved page NMI to Non-Maskable Interrupt: spell out name) |
(added categories) |
||
| Line 11: | Line 11: | ||
=== External Links === | === External Links === | ||
* snes9x implementation of NMI: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2663 | * snes9x implementation of NMI: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2663 | ||
[[Category:ASM]] | |||
[[Category:SNES Hardware]] | |||
Revision as of 18:23, 8 July 2023
A non-maskable interrupt (NMI) is an interrupt that cannot be ignored. The PPU normally generates an NMI at the beginning of the vertical blanking period, which is received by the Ricoh CPU.
NMIs have higher priority than IRQs, but lower priority than Reset.
See Also
References
- 7.19 Interrupt Priorities, page 53: https://www.westerndesigncenter.com/wdc/documentation/w65c816s.pdf
External Links
- snes9x implementation of NMI: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2663