We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
VRAM Bus Control: Difference between revisions
From SnesLab
(hid archive URL) |
(superscripted) |
||
| Line 1: | Line 1: | ||
'''VRAM Bus Control''', so-called in Figure 2-22-1 "Super NES Functional Block Diagram" of the official Super Nintendo development manual [1], is the VRAM address bus. | '''VRAM Bus Control''', so-called in Figure 2-22-1 "Super NES Functional Block Diagram" of the official Super Nintendo development manual<sup>[1]</sup>, is the VRAM address bus. | ||
=== External Links === | === External Links === | ||
Revision as of 03:21, 17 July 2023
VRAM Bus Control, so-called in Figure 2-22-1 "Super NES Functional Block Diagram" of the official Super Nintendo development manual[1], is the VRAM address bus.