We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

RAMB (Super FX): Difference between revisions

From SnesLab
Jump to: navigation, search
(linkify flags)
(linkify Z)
 
(17 intermediate revisions by the same user not shown)
Line 1: Line 1:
{| class="wikitable" style="float:right;clear:right;width:40%"
{| class="wikitable" style="float:right;clear:right;width:50%"
!colspan="8"|Basic Info
!colspan="8"|Basic Info
|+
|+
|'''Addressing Mode'''
|'''Opcode'''
|'''Opcode'''
|'''Length'''
|'''Length'''
Line 8: Line 9:
|'''Cache Speed'''
|'''Cache Speed'''
|+
|+
|[[Implied]] (type 1)
|3EDF
|3EDF
|2 bytes
|2 bytes
Line 18: Line 20:
!colspan="9"|Flags Affected
!colspan="9"|Flags Affected
|+
|+
|B
|[[B Flag|B]]
|[[ALT1]]
|[[ALT1]]
|[[ALT2]]
|[[ALT2]]
|[[O/V]]
|[[O/V]]
|S
|[[Sign Flag|S]]
|[[CY]]
|[[CY]]
|Z
|[[Zero Flag|Z]]
|+
|+
|0
|0
Line 35: Line 37:
|}
|}


'''RAMB''' is a [[Super FX]] instruction that moves a low byte.
'''RAMB''' is a [[Super FX]] instruction that moves the low byte of the [[source register]] into [[RAMBR]].
 
The source register should be specified in advance using [[WITH]] or [[FROM]].  Otherwise, R<sub>0</sub> serves as the default.
 
The [[ALT0]] state is restored.
 
==== Syntax ====
<pre>
RAMB
</pre>
 
==== Example ====
Let:
S<sub>reg</sub> : R<sub>3</sub>
R<sub>3</sub> = 0170h
After executing RAMB, the RAM bank register becomes 70h.


=== See Also ===
=== See Also ===
* [[ROMB]]
* [[ROMB]]
* [[ALT2]]
* [[SMS]]
* [[SM]]


=== External Links ===
=== External Links ===
* Official Nintendo documentation on RAMB: [https://archive.org/details/SNESDevManual/book2/page/n257 Page 2-9-101 of Book II]
* Official Nintendo documentation on RAMB: 9.73 on [https://archive.org/details/SNESDevManual/book2/page/n257 Page 2-9-101 of Book II]


[[Category:ASM]]
[[Category:ASM]]
[[Category:Super FX]]
[[Category:Super FX]]
[[Category:Bank Set-up Instructions]]
[[Category:Bank Set-up Instructions]]
[[Category:Two-byte Instructions]]
[[Category:Expects Sreg/Dreg Prearranged]]

Latest revision as of 00:20, 13 July 2024

Basic Info
Addressing Mode Opcode Length ROM Speed RAM Speed Cache Speed
Implied (type 1) 3EDF 2 bytes 6 cycles 6 cycles 2 cycles
Flags Affected
B ALT1 ALT2 O/V S CY Z
0 0 0 . . . .

RAMB is a Super FX instruction that moves the low byte of the source register into RAMBR.

The source register should be specified in advance using WITH or FROM. Otherwise, R0 serves as the default.

The ALT0 state is restored.

Syntax

RAMB

Example

Let:

Sreg : R3
R3 = 0170h

After executing RAMB, the RAM bank register becomes 70h.

See Also

External Links