We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

ADD (Super FX): Difference between revisions

From SnesLab
Jump to: navigation, search
(what addends can be)
(made flags affected more prominent)
 
(21 intermediate revisions by the same user not shown)
Line 9: Line 9:
|'''Cache Speed'''
|'''Cache Speed'''
|+
|+
|
|[[Implied]] (type 1)
|5n
|5n
|1 bytes
|1 bytes
Line 21: Line 21:
|6 cycles
|6 cycles
|6 cycles
|6 cycles
|2 cycle
|2 cycles
|}
|}


Line 27: Line 27:
!colspan="9"|Flags Affected
!colspan="9"|Flags Affected
|+
|+
|B
|[[B Flag|B]]
|[[ALT1]]
|[[ALT1]]
|[[ALT2]]
|[[ALT2]]
|[[O/V]]
|[[O/V]]
|S
|[[Sign Flag|S]]
|[[CY]]
|[[CY]]
|Z
|[[Zero Flag|Z]]
|+
|+
|0
|0
|0
|0
|0
|0
|.
|O/V
|.
|S
|.
|CY
|.
|Z
|}
|}


'''ADD''' is [[Super FX]] instruction that performs an addition.  The [[source register]] is always an addend.  The other addend may be any of the 16 R registers or an immediate value.  The sum is stored in the [[destination register]].
'''ADD''' is [[Super FX]] instruction that performs an addition.  The [[source register]] is always an addend.  The other addend may be any of the 16 general registers or an immediate value.  The sum is stored in the [[destination register]].
 
Unlike with [[ADC (Super FX)|ADC]], [[CY]] is not an addend.
 
The [[ALT0]] state is restored.
 
The source and destination registers should be specified in advance using [[WITH]], [[FROM]], or [[TO]].  Otherwise, R<sub>0</sub> serves as the default.
 
==== Syntax ====
<pre>
ADD Rn
ADD #n
</pre>
 
==== Example 1 ====
Let:
S<sub>reg</sub> : R<sub>0</sub>
D<sub>reg</sub> : R<sub>0</sub>
R<sub>0</sub> = 4283h
R<sub>4</sub> = 2438h
After executing ADD R<sub>4</sub>:
R<sub>0</sub> = 66bbh
 
==== Example 2 ====
Let:
S<sub>reg</sub> : R<sub>4</sub>
D<sub>reg</sub> : R<sub>7</sub>
R<sub>4</sub> = 3682h
After executing ADD #8h:
R<sub>7</sub> = 368ah


=== See Also ===
=== See Also ===
* [[ADC]]
* [[ADC]] (65c816)
* [[ADC (Super FX)]]
* [[ADC (Super FX)]]
* [[SUB]]
* [[SUB]]
* [[ALT2]]


=== External Links ===
=== External Links ===
* Official Nintendo documentation on ADD: [https://archive.org/details/SNESDevManual/book2/page/n161 Page 2-9-5 of Book II]
* Official Nintendo documentation on ADD: 9.6 [https://archive.org/details/SNESDevManual/book2/page/n161 Page 2-9-5 of Book II]
* ADD with immediate addressing: 9.7 [https://archive.org/details/SNESDevManual/book2/page/n162 Page 2-9-6 of Book II]


[[Category:ASM]]
[[Category:ASM]]
[[Category:Super FX]]
[[Category:Super FX]]
[[Category:Arithmetic Operation Instructions]]
[[Category:Arithmetic Operation Instructions]]
[[Category:Expects Sreg/Dreg Prearranged]]

Latest revision as of 18:31, 30 July 2024

Basic Info
Addressing Mode Opcode Length ROM Speed RAM Speed Cache Speed
Implied (type 1) 5n 1 bytes 3 cycles 3 cycles 1 cycle
Immediate 3E5n 2 bytes 6 cycles 6 cycles 2 cycles
Flags Affected
B ALT1 ALT2 O/V S CY Z
0 0 0 O/V S CY Z

ADD is Super FX instruction that performs an addition. The source register is always an addend. The other addend may be any of the 16 general registers or an immediate value. The sum is stored in the destination register.

Unlike with ADC, CY is not an addend.

The ALT0 state is restored.

The source and destination registers should be specified in advance using WITH, FROM, or TO. Otherwise, R0 serves as the default.

Syntax

ADD Rn
ADD #n

Example 1

Let:

Sreg : R0
Dreg : R0
R0 = 4283h
R4 = 2438h

After executing ADD R4:

R0 = 66bbh

Example 2

Let:

Sreg : R4
Dreg : R7
R4 = 3682h

After executing ADD #8h:

R7 = 368ah

See Also

External Links