We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Counter Register: Difference between revisions
From SnesLab
(4-bit) |
(SPC700 category) |
||
| Line 10: | Line 10: | ||
[[Category:Registers]] | [[Category:Registers]] | ||
[[Category:Audio]] | [[Category:Audio]] | ||
[[Category:SPC700]] | |||
Latest revision as of 00:02, 15 August 2024
The Counter Register lives on the S-SMP at 00FDh, 00FEh, and 00FFh. Its value is indeterminate upon reset. Only the bottom 4 bits of each byte are used.
See Also
Reference
- page 3-5-3 of Book I of the official Super Nintendo development manual