We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Instruction Register: Difference between revisions
From SnesLab
(what it contains) |
(→References: hid archive URL for E&L) |
||
| (2 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
The '''Instruction Register''' (IR) exists on the [[65c816]]. It is 8 bits wide and contains the opcode just fetched from memory. It is not accessible to the programmer. | The '''Instruction Register''' (IR) exists on the [[65c816]]. It is 8 bits wide and contains the opcode just fetched from memory. It is not accessible to the programmer. | ||
It is connected to the data latch/predecoder and instruction decode minterms. | |||
=== References === | === References === | ||
* Labiak, https://archive.org/details/Programming_the_65816/page/n49 | * [[Labiak]], [https://archive.org/details/Programming_the_65816/page/n49 page 39] | ||
* section 2.1 on page 6 of 65c816 datasheet, https://westerndesigncenter.com/wdc/documentation/w65c816s.pdf | * section 2.1 on page 6 of 65c816 datasheet, https://westerndesigncenter.com/wdc/documentation/w65c816s.pdf | ||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Registers]] | [[Category:Registers]] | ||
Latest revision as of 20:16, 9 August 2024
The Instruction Register (IR) exists on the 65c816. It is 8 bits wide and contains the opcode just fetched from memory. It is not accessible to the programmer.
It is connected to the data latch/predecoder and instruction decode minterms.
References
- Labiak, page 39
- section 2.1 on page 6 of 65c816 datasheet, https://westerndesigncenter.com/wdc/documentation/w65c816s.pdf