We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
CLR1 (SPC700): Difference between revisions
From SnesLab
(→See Also: dip bit) |
(→External Links: added anomie link) |
||
(One intermediate revision by the same user not shown) | |||
Line 70: | Line 70: | ||
|} | |} | ||
'''CLR1''' is an [[SPC700]] command that clears a bit in a [[direct page]] byte. The byte following the opcode determines which byte. The most significant 3 bits of the opcode determines which bit within that byte. | '''CLR1''' is an [[SPC700]] command that clears a bit in a [[direct page]] byte. The byte following the opcode determines which byte. The most significant 3 bits of the opcode determines which bit within that byte. In Nintendo's manual, the high nybble of the opcode is called y. | ||
No flags are affected. | No flags are affected. | ||
Line 88: | Line 88: | ||
* Official Nintendo documentation on CLR1: Table C-18 in [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I] | * Official Nintendo documentation on CLR1: Table C-18 in [https://archive.org/details/SNESDevManual/book1/page/n234 Appendix C-9 of Book I] | ||
* subparagraph 8.2.3.1 of [https://archive.org/details/SNESDevManual/book1/page/n186 page 3-8-8], lbid. | * subparagraph 8.2.3.1 of [https://archive.org/details/SNESDevManual/book1/page/n186 page 3-8-8], lbid. | ||
* anomie: https://github.com/yupferris/TasmShiz/blob/8fabc9764c33a7ae2520a76d80ed7220bb939f12/spc700.txt#L375 | |||
[[Category:ASM]] | [[Category:ASM]] |
Latest revision as of 22:18, 13 July 2024
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | Speed | ||||
Direct Page Bit | 12 | 2 bytes | 4 cycles | ||||
Direct Page Bit | 32 | 2 bytes | 4 cycles | ||||
Direct Page Bit | 52 | 2 bytes | 4 cycles | ||||
Direct Page Bit | 72 | 2 bytes | 4 cycles | ||||
Direct Page Bit | 92 | 2 bytes | 4 cycles | ||||
Direct Page Bit | B2 | 2 bytes | 4 cycles | ||||
Direct Page Bit | D2 | 2 bytes | 4 cycles | ||||
Direct Page Bit | F2 | 2 bytes | 4 cycles |
Flags Affected | |||||||
---|---|---|---|---|---|---|---|
N | V | P | B | H | I | Z | C |
. | . | . | . | . | . | . | . |
CLR1 is an SPC700 command that clears a bit in a direct page byte. The byte following the opcode determines which byte. The most significant 3 bits of the opcode determines which bit within that byte. In Nintendo's manual, the high nybble of the opcode is called y.
No flags are affected.
Syntax
CLR1 dip. bit
See Also
External Links
- Official Nintendo documentation on CLR1: Table C-18 in Appendix C-9 of Book I
- subparagraph 8.2.3.1 of page 3-8-8, lbid.
- anomie: https://github.com/yupferris/TasmShiz/blob/8fabc9764c33a7ae2520a76d80ed7220bb939f12/spc700.txt#L375