We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

ROL (Super FX): Difference between revisions

From SnesLab
Jump to: navigation, search
(added example)
(→‎See Also: LSR/ASR)
 
(5 intermediate revisions by the same user not shown)
Line 26: Line 26:
|[[Sign Flag|S]]
|[[Sign Flag|S]]
|[[CY]]
|[[CY]]
|Z
|[[Zero Flag|Z]]
|+
|+
|0
|0
Line 32: Line 32:
|0
|0
|.
|.
|
|S
|
|CY
|
|Z
|}
|}


'''ROL''' (Rotate Left) is a [[Super FX]] instruction that rotates the [[source register]] and [[CY|carry flag]] one bit to the left into the [[destination register]].
'''ROL''' (Rotate Left) is a [[Super FX]] instruction that rotates the value of the [[source register]] and [[CY|carry flag]] one bit to the left into the [[destination register]].  A total of 17 bits participate in the rotation.
 
The [[ALT0]] state is restored.


The source and destination registers should be specified in advance using [[WITH]], [[FROM]], or [[TO]].  Otherwise, R<sub>0</sub> serves as the default.
The source and destination registers should be specified in advance using [[WITH]], [[FROM]], or [[TO]].  Otherwise, R<sub>0</sub> serves as the default.
Line 55: Line 57:
  R<sub>4</sub> = 3a97h (0011 1010 1001 0111b)
  R<sub>4</sub> = 3a97h (0011 1010 1001 0111b)
  CY = 0
  CY = 0
[[File:gsu_rol.png]]
[[File:gsu_rol.png]]
The source register itself is not modified despite the arrows in the above image.


=== See Also ===
=== See Also ===
Line 61: Line 66:
* [[ROL]]
* [[ROL]]
* [[ROL (SPC700)]]
* [[ROL (SPC700)]]
* [[LSR (Super FX)]]
* [[ASR (Super FX)]]


=== External Links ===
=== External Links ===

Latest revision as of 02:58, 22 August 2024

Basic Info
Addressing Mode Opcode Length ROM Speed RAM Speed Cache Speed
Implied (type 1) 04 1 byte 3 cycles 3 cycles 1 cycle
Flags Affected
B ALT1 ALT2 O/V S CY Z
0 0 0 . S CY Z

ROL (Rotate Left) is a Super FX instruction that rotates the value of the source register and carry flag one bit to the left into the destination register. A total of 17 bits participate in the rotation.

The ALT0 state is restored.

The source and destination registers should be specified in advance using WITH, FROM, or TO. Otherwise, R0 serves as the default.

Syntax

ROL

Example

Let:

Sreg : R8
Dreg : R4
R8 = 1d4bh (0001 1101 0100 1011b)
CY = 1

After executing ROL:

R4 = 3a97h (0011 1010 1001 0111b)
CY = 0

gsu rol.png

The source register itself is not modified despite the arrows in the above image.

See Also

External Links