We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

STX: Difference between revisions

From SnesLab
Jump to: navigation, search
(high byte of effective address)
(deindented headers)
 
Line 56: Line 56:
</pre>
</pre>


===== Cycle Penalties =====
==== Cycle Penalties ====
* STX takes one additional cycle when the index registers are 16 bits wide, in all [[addressing modes]].
* STX takes one additional cycle when the index registers are 16 bits wide, in all [[addressing modes]].
* In both [[direct page addressing]] modes only, STX takes another additional cycle if the low byte of the [[direct page register]] is nonzero.
* In both [[direct page addressing]] modes only, STX takes another additional cycle if the low byte of the [[direct page register]] is nonzero.

Latest revision as of 06:41, 22 August 2024

Basic Info
Addressing Mode Opcode Length Speed
Absolute 8E 3 bytes 4 cycles*
Direct Page 86 2 bytes 3 cycles*
Direct Page Indexed by Y 96 2 bytes 4 cycles*
Flags Affected
N V M X D I Z C
. . . . . . . .

STX (Store X) is a 65x instruction that stores the value of the X index register. If X is 16-bit, its high byte is stored to the effective address plus one.

No flags are affected.

Syntax

STX addr
STX dp
STX dp, Y

Cycle Penalties

See Also

External Links