We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
ADSR Mode: Difference between revisions
From SnesLab
(added categories) |
(what it stands for) |
||
| Line 1: | Line 1: | ||
'''ADSR Mode''' is enabled when bit 7 of ADSR(1), which is located at 05h of [[DSPRAM]], is set. It makes the two bytes located at 05h and 06h operable. | '''ADSR Mode''' (Attack Decay Sustain Release) is enabled when bit 7 of ADSR(1), which is located at 05h of [[DSPRAM]], is set. It makes the two bytes located at 05h and 06h operable. | ||
=== References === | === References === | ||
Latest revision as of 20:02, 9 July 2024
ADSR Mode (Attack Decay Sustain Release) is enabled when bit 7 of ADSR(1), which is located at 05h of DSPRAM, is set. It makes the two bytes located at 05h and 06h operable.
References
- page 3-7-3 of Book I of the official Super Nintendo development manual