We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

PLP: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: page number)
(which type of stack admode)
Line 7: Line 7:
|'''Speed'''
|'''Speed'''
|+
|+
|[[Stack Addressing|Stack]]
|[[Stack Addressing|Stack]] (Pull)
|28
|28
|1 byte
|1 byte

Revision as of 07:24, 21 November 2023

Basic Info
Addressing Mode Opcode Length Speed
Stack (Pull) 28 1 byte 4 cycles
Flags Affected
N V M X D I Z C

PLP (PulL status flags) is a 65x instruction that pulls the 8-bit value at the top of the stack into the status register.

See Also

External Links