We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
STX: Difference between revisions
From SnesLab
(→External Links: Labiak page number) |
(→External Links: 3-97) |
||
| Line 62: | Line 62: | ||
* [[MCS6500 Manual]] page on STX: https://archive.org/details/mos_microcomputers_programming_manual/page/n115 | * [[MCS6500 Manual]] page on STX: https://archive.org/details/mos_microcomputers_programming_manual/page/n115 | ||
* [[Carr]] page on STX: https://archive.org/details/6502UsersManual/page/n287 | * [[Carr]] page on STX: https://archive.org/details/6502UsersManual/page/n287 | ||
* [[Leventhal]] page on STX: https://archive.org/details/6502-assembly-language-programming/page/n146 | * [[Leventhal]] page 3-97 on STX: https://archive.org/details/6502-assembly-language-programming/page/n146 | ||
* snes9x implementation of STX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1287 | * snes9x implementation of STX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1287 | ||
* undisbeliever on STX: https://undisbeliever.net/snesdev/65816-opcodes.html#stx-store-index-register-x-to-memory | * undisbeliever on STX: https://undisbeliever.net/snesdev/65816-opcodes.html#stx-store-index-register-x-to-memory | ||
Revision as of 01:07, 5 December 2023
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Absolute | 8E | 3 bytes | 4 cycles* | ||||
| Direct Page | 86 | 2 bytes | 3 cycles* | ||||
| direct page indexed Y | 96 | 2 bytes | 4 cycles* | ||||
| Flags Affected | ||||||||
|---|---|---|---|---|---|---|---|---|
| N | V | M | X | D | I | Z | C | |
| . | . | . | . | . | . | . | . | |
STX (Store X) is a 65x instruction that stores the value of the X index register.
Cycle Penalties
- STX takes one additional cycle when the index registers are 16 bits wide, in all addressing modes.
- In both direct page addressing modes only, STX takes another additional cycle if the low byte of the direct page register is nonzero.
See Also
External Links
- Eyes & Lichty page 505, on STX: https://archive.org/details/0893037893ProgrammingThe65816/page/n531
- Labiak page 186 on STX: https://archive.org/details/Programming_the_65816/page/n196
- MCS6500 Manual page on STX: https://archive.org/details/mos_microcomputers_programming_manual/page/n115
- Carr page on STX: https://archive.org/details/6502UsersManual/page/n287
- Leventhal page 3-97 on STX: https://archive.org/details/6502-assembly-language-programming/page/n146
- snes9x implementation of STX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L1287
- undisbeliever on STX: https://undisbeliever.net/snesdev/65816-opcodes.html#stx-store-index-register-x-to-memory