We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
MERGE (Super FX): Difference between revisions
From SnesLab
(R7) |
(R8) |
||
Line 38: | Line 38: | ||
The high byte of Dreg comes from R7. | The high byte of Dreg comes from R7. | ||
The low byte of Dreg comes from R8. | |||
=== External Links === | === External Links === |
Revision as of 04:00, 29 November 2023
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Opcode | Length | ROM Speed | RAM Speed | Cache Speed | |||
70 | 1 byte | 3 cycles | 3 cycles | 1 cycle |
Flags Affected | ||||||||
---|---|---|---|---|---|---|---|---|
B | ALT1 | ALT2 | O/V | S | CY | Z | ||
0 | 0 | 0 |
MERGE is a Super FX instruction that merges the high byte of two registers into the destination register.
The high byte of Dreg comes from R7. The low byte of Dreg comes from R8.
External Links
- Official Nintendo documentation on MERGE: Page 2-9-79 of Book II