We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Programmable I/O Port: Difference between revisions
From SnesLab
(there are two regs associated with the programmable io port) |
(→References: added bit-breakdown diagram of WRIO) |
||
| Line 10: | Line 10: | ||
# Official Super Nintendo development manual on the programmable i/o port: [https://archive.org/details/SNESDevManual/book1/page/n80 Page 2-14-1 of Book I] | # Official Super Nintendo development manual on the programmable i/o port: [https://archive.org/details/SNESDevManual/book1/page/n80 Page 2-14-1 of Book I] | ||
# https://problemkaputt.de/fullsnes.htm#snescontrollersioportsmanualreading | # https://problemkaputt.de/fullsnes.htm#snescontrollersioportsmanualreading | ||
# https://archive.org/details/SNESDevManual/book1/page/n139 | |||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Accessories]] | [[Category:Accessories]] | ||
Revision as of 12:56, 19 December 2023
The 8-bit Programmable I/O Port allows the 5A22 to communicate with SNES peripherals.
There is the register commonly referred to as WRIO for short located at 4201h. It has open collector output.[2]
See Also
References
- Official Super Nintendo development manual on the programmable i/o port: Page 2-14-1 of Book I
- https://problemkaputt.de/fullsnes.htm#snescontrollersioportsmanualreading
- https://archive.org/details/SNESDevManual/book1/page/n139