We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
SlowROM: Difference between revisions
From SnesLab
(8 cpu cycles per master clock cycle) |
(fixed per sentence) |
||
| Line 1: | Line 1: | ||
'''SlowROM''' is 2.68 Mhz. It is not as fast as [[FastROM]]. SlowROM is a property of the ROM chip itself and not the board it is soldered onto.<sup>[2]</sup> [[DMA]] always happens at SlowROM speed. When the [[5A22]] is operating at slowROM, there are 8 | '''SlowROM''' is 2.68 Mhz. It is not as fast as [[FastROM]]. SlowROM is a property of the ROM chip itself and not the board it is soldered onto.<sup>[2]</sup> [[DMA]] always happens at SlowROM speed. When the [[5A22]] is operating at slowROM speed, there are 8 [[master clock]] cycles per CPU [[machine cycle]]. | ||
=== See Also === | === See Also === | ||
Revision as of 02:48, 17 August 2024
SlowROM is 2.68 Mhz. It is not as fast as FastROM. SlowROM is a property of the ROM chip itself and not the board it is soldered onto.[2] DMA always happens at SlowROM speed. When the 5A22 is operating at slowROM speed, there are 8 master clock cycles per CPU machine cycle.
See Also
References
- Near, https://forums.nesdev.org/viewtopic.php?t=9585
- Bregalad, lbid.