We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

FastROM: Difference between revisions

From SnesLab
Jump to: navigation, search
(6 CPU cycles per master clock cycle)
(SAS cannot use fastrom)
Line 2: Line 2:


FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.<sup>[1]</sup>
FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.<sup>[1]</sup>
The SAS cannot use FastROM.<sup>[3]</sup>


=== See Also ===
=== See Also ===
Line 12: Line 14:
# Near, https://forums.nesdev.org/viewtopic.php?t=9585
# Near, https://forums.nesdev.org/viewtopic.php?t=9585
# Bregalad, lbid.
# Bregalad, lbid.
# caution 3.3.6.1 on page 1-3-4 of Book II of the official Super Nintendo development manual


[[Category:SNES Hardware]]
[[Category:SNES Hardware]]
[[Category:Scene Slang]]
[[Category:Scene Slang]]

Revision as of 19:03, 7 July 2024

FastROM is 3.58 MHz. It is about 33% faster than SlowROM. FastROM is a property of the ROM chip itself and not the board it is soldered onto.[2] When the 5A22 is operating at fastROM, there are 6 CPU cycles per master clock cycle.

FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.[1]

The SAS cannot use FastROM.[3]

See Also

External Links

References

  1. Near, https://forums.nesdev.org/viewtopic.php?t=9585
  2. Bregalad, lbid.
  3. caution 3.3.6.1 on page 1-3-4 of Book II of the official Super Nintendo development manual