We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

BIC (Super FX): Difference between revisions

From SnesLab
Jump to: navigation, search
(added example)
Line 51: Line 51:
BIC #n
BIC #n
</pre>
</pre>
==== Example ====
Let:
S<sub>reg</sub> : R<sub>2</sub>
D<sub>reg</sub> : R<sub>0</sub>
R<sub>2</sub> = 75ceh (0111 0101 1100 1110b)
R<sub>1</sub> = 3846h (0011 1000 0100 0110b)
After executing BIC R<sub>1</sub>:
R<sub>0</sub> = 4588h (0100 0101 1000 1000b)


=== See Also ===
=== See Also ===

Revision as of 21:40, 8 July 2024

Basic Info
Addressing Mode Opcode Length ROM Speed RAM Speed Cache Speed
Implied (type 1) 3D7n 2 bytes 6 cycles 6 cycles 2 cycles
Immediate 3F7n 2 bytes 6 cycles 6 cycles 2 cycles
Flags Affected
B ALT1 ALT2 O/V S CY Z
0 0 0 . .

BIC (BIt Clear mask) is a Super FX instruction that performs a logical AND between the source register and the 1's complement of the operand. The conjunction is stored in the destination register.

Syntax

BIC Rn
BIC #n

Example

Let:

Sreg : R2
Dreg : R0
R2 = 75ceh (0111 0101 1100 1110b)
R1 = 3846h (0011 1000 0100 0110b)

After executing BIC R1:

R0 = 4588h (0100 0101 1000 1000b)

See Also

External Links