We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
AND (Super FX): Difference between revisions
From SnesLab
(added example) |
|||
| Line 71: | Line 71: | ||
[[Category:Super FX]] | [[Category:Super FX]] | ||
[[Category:Logical Operation Instructions]] | [[Category:Logical Operation Instructions]] | ||
[[Category:Expects Sreg/Dreg Prearranged]] | |||
Revision as of 17:57, 9 July 2024
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | ROM Speed | RAM Speed | Cache Speed | ||
| Immediate | 3E7n | 2 bytes | 6 cycles | 6 cycles | 2 cycles | ||
| Implied (type 1) | 7n | 1 byte | 3 cycles | 3 cycles | 1 cycle | ||
| Flags Affected | ||||||||
|---|---|---|---|---|---|---|---|---|
| B | ALT1 | ALT2 | O/V | S | CY | Z | ||
| 0 | 0 | 0 | . | . | ||||
AND is a Super FX instruction that performs a logical AND on the source register and Rn. The conjunction is stored in the destination register. The operand cannot be R0.
Syntax
AND Rn AND #n
Example
Let:
R0 = 3e5dh (0011 1110 0101 1101b)
After executing AND #6h:
R0 = 0004h (0000 0000 0000 0100b)
See Also
External Links
- Official Nintendo documentation on AND: 9.11 Page 2-9-10 of Book II
- AND with immediate addressing: 9.12 Page 2-9-11 of Book II