We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

SEX (Super FX): Difference between revisions

From SnesLab
Jump to: navigation, search
(blurb about specifying sreg/dreg in advance)
Line 38: Line 38:


'''SEX''' is a [[Super FX]] instruction that performs a sign extension of an 8-bit value.  Bit 7 (the sign of the lower 8 bits) of the [[source register]] is copied into all the bits in the high byte of the [[destination register]].  The low byte of the source register is copied directly into the low byte of the destination register.
'''SEX''' is a [[Super FX]] instruction that performs a sign extension of an 8-bit value.  Bit 7 (the sign of the lower 8 bits) of the [[source register]] is copied into all the bits in the high byte of the [[destination register]].  The low byte of the source register is copied directly into the low byte of the destination register.
The source and destination registers should be specified in advance using [[WITH]], [[FROM]], or [[TO]].  Otherwise, R<sub>0</sub> serves as the default.


==== Syntax ====
==== Syntax ====

Revision as of 18:59, 9 July 2024

Basic Info
Addressing Mode Opcode Length ROM Speed RAM Speed Cache Speed
Implied (type 1) 95 1 byte 3 cycles 3 cycles 1 cycle
Flags Affected
B ALT1 ALT2 O/V S CY Z
0 0 0 . .

SEX is a Super FX instruction that performs a sign extension of an 8-bit value. Bit 7 (the sign of the lower 8 bits) of the source register is copied into all the bits in the high byte of the destination register. The low byte of the source register is copied directly into the low byte of the destination register.

The source and destination registers should be specified in advance using WITH, FROM, or TO. Otherwise, R0 serves as the default.

Syntax

SEX

Example

Let:

Sreg : R5
Dreg : R1
R5 : 9284h

After executing SEX:

R1 = ff84h

gsu sex.png

See Also

External Links