We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
ROR (Super FX): Difference between revisions
From SnesLab
(blurb about specifying sreg/dreg in advance) |
(added example) |
||
| Line 45: | Line 45: | ||
ROR | ROR | ||
</pre> | </pre> | ||
==== Example ==== | |||
Let: | |||
S<sub>reg</sub> : R<sub>10</sub> | |||
D<sub>reg</sub> : R<sub>12</sub> | |||
CY = 1 | |||
R<sub>10</sub> = 1d4bh (0001 1101 0100 1011b) | |||
After executing ROR: | |||
CY = 1 | |||
R<sub>12</sub> = 8ea5h (1000 1110 1010 0101b) | |||
[[File:gsu_ror.png]] | [[File:gsu_ror.png]] | ||
Revision as of 22:52, 9 July 2024
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | ROM Speed | RAM Speed | Cache Speed | ||
| Implied (type 1) | 97 | 1 byte | 3 cycles | 3 cycles | 1 cycle | ||
| Flags Affected | ||||||||
|---|---|---|---|---|---|---|---|---|
| B | ALT1 | ALT2 | O/V | S | CY | Z | ||
| 0 | 0 | 0 | . | |||||
ROR (Rotate Right) is a Super FX instruction that rotates the source register and carry flag one bit to the right into the destination register. Bit 0 of Sreg is shifted into the carry flag.
The source and destination registers should be specified in advance using WITH, FROM, or TO. Otherwise, R0 serves as the default.
Syntax
ROR
Example
Let:
Sreg : R10 Dreg : R12 CY = 1 R10 = 1d4bh (0001 1101 0100 1011b)
After executing ROR:
CY = 1 R12 = 8ea5h (1000 1110 1010 0101b)
See Also
External Links
- Official Nintendo documentation on ROR: 9.76 on page 2-9-105 of Book II
- example: page 2-9-106, lbid.