We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

ADC: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: hid archive URL for Leventhal)
(→‎External Links: hid archive URL)
Line 149: Line 149:
* [[Labiak]], [https://archive.org/details/Programming_the_65816/page/n125 page 115] on ADC
* [[Labiak]], [https://archive.org/details/Programming_the_65816/page/n125 page 115] on ADC
* 2.2.1 on [[MCS6500 Manual]], [https://archive.org/details/mos_microcomputers_programming_manual/page/n22 page 7] on ADC
* 2.2.1 on [[MCS6500 Manual]], [https://archive.org/details/mos_microcomputers_programming_manual/page/n22 page 7] on ADC
* https://archive.org/details/mos_microcomputers_programming_manual/page/n204, lbid.
* [https://archive.org/details/mos_microcomputers_programming_manual/page/n204 B-3], lbid.
* [[Carr]], [https://archive.org/details/6502UsersManual/page/n258 page 245] on ADC
* [[Carr]], [https://archive.org/details/6502UsersManual/page/n258 page 245] on ADC
* [[Leventhal]], [https://archive.org/details/6502-assembly-language-programming/page/n87 page 3-38] on ADC
* [[Leventhal]], [https://archive.org/details/6502-assembly-language-programming/page/n87 page 3-38] on ADC

Revision as of 04:33, 9 August 2024

Basic Info
Addressing Mode Opcode Length Speed
Immediate 69 2/3 bytes 2 cycles*
Absolute 6D 3 bytes 4 cycles*
Absolute Long 6F 4 bytes 5 cycles*
Direct Page 65 2 bytes 3 cycles*
Direct Page Indirect 72 2 bytes 5 cycles*
Direct Page Indirect Long 67 2 bytes 6 cycles*
Absolute Indexed by X 7D 3 bytes 4 cycles*
Absolute Long Indexed by X 7F 4 bytes 5 cycles*
Absolute Indexed by Y 79 3 bytes 4 cycles*
Direct Page Indexed by X 75 2 bytes 4 cycles*
Direct Page Indexed Indirect by X 61 2 bytes 6 cycles*
Direct Page Indirect Indexed by Y 71 2 bytes 5 cycles*
Direct Page Indirect Long Indexed by Y 77 2 bytes 6 cycles*
Stack Relative 63 2 bytes 4 cycles*
Stack Relative Indirect Indexed by Y 73 2 bytes 7 cycles*
Flags Affected
N V M X D I Z C
N V . . . . Z C

ADC (Add with Carry) is 65x instruction that performs an addition. As there is no add-without-carry instruction, a CLC should be run (or the carry flag otherwise ensured to be clear) before an ADC, or else the sum will be one greater than expected.

The accumulator is always both one of the addends and where the sum is stored.

After ADC runs, the carry flag will indicate whether the addition caused an unsigned overflow. The zero flag will be set if the sum is zero and cleared otherwise.

If the decimal flag is set, then binary coded decimal addition is performed, otherwise binary addition.

Syntax

ADC #const
ADC addr
ADC long
ADC dp
ADC (dp)
ADC [dp]
ADC addr, X
ADC long, X
ADC addr, Y
ADC dp, X
ADC (dp, X)
ADC (dp), Y
ADC [dp], Y
ADC sr, S
ADC (sr, S), Y

Cycle Penalties

ADC takes an extra cycle for each of the following:

  • if the accumulator is 16 bits wide, in all addressing modes
  • when utilizing the direct register, if the low byte of the direct register is nonzero
  • in certain addressing modes if adding an index crosses a page boundary

See Also

External Links