We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

FastROM: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎References: linkify book ii ref)
(linkify machine cycles)
Line 1: Line 1:
'''FastROM''' is 3.58 MHz.  It is about 33% faster than [[SlowROM]].  FastROM is a property of the ROM chip itself and not the board it is soldered onto.<sup>[2]</sup>  When the [[5A22]] is operating at fastROM, there are 6 CPU cycles per [[master clock]] cycle.
'''FastROM''' is 3.58 MHz.  It is about 33% faster than [[SlowROM]].  FastROM is a property of the ROM chip itself and not the board it is soldered onto.<sup>[2]</sup>  When the [[5A22]] is operating at fastROM speed, there are 6 CPU [[machine cycles]] per [[master clock]] cycle.


FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.<sup>[1]</sup>
FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.<sup>[1]</sup>

Revision as of 02:45, 17 August 2024

FastROM is 3.58 MHz. It is about 33% faster than SlowROM. FastROM is a property of the ROM chip itself and not the board it is soldered onto.[2] When the 5A22 is operating at fastROM speed, there are 6 CPU machine cycles per master clock cycle.

FastROM speeds only apply to the upper halves of banks $80-bf and all of banks $c0-ff.[1]

The SAS cannot use FastROM.[3]

See Also

External Links

References

  1. Near, https://forums.nesdev.org/viewtopic.php?t=9585
  2. Bregalad, lbid.
  3. caution 3.3.6.1 on page 1-3-4 of Book II of the official Super Nintendo development manual